kool 2008-6-17 09:50
Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers
利用VERILOG A建模
$vgh
\AE)}
Contents(~ ];x,?M
G:s$u
1 Introduction 2#z)D"p5h+q9}(q\g
1.1 Frequency Synthesis 3eSQb7E#g
1.2 Direct Simulation 3
7PzP N)C
1.3 When Direct Simulation Fails 49i%j2p:quGVgWY2e
1.4 Monte Carlo-Based Methods 4
6K.VS'rD?
1.5 Predicting Noise in PLLs 5
G-xk|D{)L
2 Phase-Domain Model 6
(O%q?zOljh8Yn1q
2.1 Small-Signal Stability 9